065TSMC_ADC_10 employs high-performance differential successive approximation architecture with sub-ranging and output offset compensation techniques. The ADC operates with sampling rate up to 4 MSPS and a corresponding input clock up to 52 MHz. The ADC supports standby mode and features low power consumption, compact area.
View
12-bit 1-channel 4 MSPS SAR ADC
full description to...
see the entire
12-bit 1-channel 4 MSPS SAR ADC
datasheet
get in contact with
12-bit 1-channel 4 MSPS SAR ADC
Supplier
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.