English
You are here:
12-bit 1-channel 44/70/90 MSPS pipeline ADC
The low-power high-speed 12-bit ADC employs high-performance differential pipeline architecture. The ADC consists of a core ADC, output logic, timing generation, reference currents circuits. The ADC requires: 1.7 ÷ 2 V analog supply, 1.7 ÷ 2 V digital supply, differential reference voltages 1.15 V and 0.65 V, common mode voltage 0.85 ÷ 1 V, reference current 9.9 ÷ 10.1 uА and differential input clock. The ADC supports standby mode which allows state with minimum power consumption. There is also the ability to configure the operating modes of the ADC by using digital registers.
The block is designed on TSMC 180 nm CMOS technology.
The block is designed on TSMC 180 nm CMOS technology.
View 12-bit 1-channel 44/70/90 MSPS pipeline ADC full description to...
- see the entire 12-bit 1-channel 44/70/90 MSPS pipeline ADC datasheet
- get in contact with 12-bit 1-channel 44/70/90 MSPS pipeline ADC Supplier
44 MSPS IP
- Analog Front End: 16x 12-bit 200 MSPS ADCs, 14x Voltage DACs, 4x 250 MSPS DACs, 4x TVM, LDO
- Analog Front End: 8x 12-bit 2 GSPSADCs, 4x 12-bit 200 MSPS ADCs, TVM, PLL, LDO
- 12bit, 400 MSPS ADC Ultra Low Power
- 12-bit, 5 MSPS ADC with 8:1 Input Mux in 6nm CMOS
- 12 bit, 500 MSPS ADC on GF 22FDX
- 14-bit, 600 MSPS Ultra Low Power ADC in 28nm CMOS