12G Multiprotocol Serdes IP, Silicon Proven in SMIC 14SF+

The multi-protocol SerDes PHY consist of Peripheral Component Interconnect Express (PCIe) compliant with PCIe 2.0 Base Specification with support of PIPE interface spec, Universal Serial Bus (USB) compliant with the USB 3.0, USB 2.0 (USB High-speed and Full speed) and Serial ATA (SATA) compliant with SATA 3.0 Specification. Lower power consumption is achieved due to support of additional PLL control, reference clock control, and embedded power gating control. Also, since aforementioned low power mode setting is configurable, the PHY is widely applicable for various scenarios under different consideration of power consumption. Silicon Proven in SMIC 28nm.

• see the entire 12G Multiprotocol Serdes IP, Silicon Proven in SMIC 14SF+ datasheet
• get in contact with 12G Multiprotocol Serdes IP, Silicon Proven in SMIC 14SF+ Supplier