English
DMA AXI4-Stream to/from AXI4 Memory Map - Scatter-Gather Descriptor List
You are here:
15.5nA Current Bias with Enable - Ultra Low Voltage (0.9V), Ultra Low Power (50nW) Silterra 0.18 μm
This macro-cell is an ultra low power general purpose current bias generator core designed for SilTerra 0.18µm CL180G CMOS technology. The circuit generates 7 × NMOS 15.5nA current branches and 1 × NMOS 7.75nA branch. The current bias is temperature compensated. The core is easily retargeted to any other CMOS technology due to high portability architecture.
View 15.5nA Current Bias with Enable - Ultra Low Voltage (0.9V), Ultra Low Power (50nW) Silterra 0.18 μm full description to...
- see the entire 15.5nA Current Bias with Enable - Ultra Low Voltage (0.9V), Ultra Low Power (50nW) Silterra 0.18 μm datasheet
- get in contact with 15.5nA Current Bias with Enable - Ultra Low Voltage (0.9V), Ultra Low Power (50nW) Silterra 0.18 μm Supplier
Block Diagram of the 15.5nA Current Bias with Enable - Ultra Low Voltage (0.9V), Ultra Low Power (50nW) Silterra 0.18 μm
