English
DDR5/DDR4/LPDDR5 Combo PHY IP - 4800Mbps (Silicon Proven in TSMC 12FFC)
You are here:
16550D High Speed UART IP core - Universal Aysynchronous Receive/Transmit
Arasan 16550D High Speed UART IP core is a 16550-compliant Universal Asynchronous Receiver/Transmitter (UART) with FIFO or expanded FIFO.
The UART performs serial to parallel conversion of data received from the serial interface, and parallel to serial conversion of data received from the CPU interface. Both character and FIFO modes are supported.
The 16550D High Speed UART IP core is an RTL design in Verilog and VHDL that implements an UART on an ASIC, or FPGA. The core includes RTL code, test scripts and a test environment for full simulation verifications.
Arasan 16550D High Speed UART IP core has been widely used in different applications by major chip vendors.
The UART performs serial to parallel conversion of data received from the serial interface, and parallel to serial conversion of data received from the CPU interface. Both character and FIFO modes are supported.
The 16550D High Speed UART IP core is an RTL design in Verilog and VHDL that implements an UART on an ASIC, or FPGA. The core includes RTL code, test scripts and a test environment for full simulation verifications.
Arasan 16550D High Speed UART IP core has been widely used in different applications by major chip vendors.
View 16550D High Speed UART IP core - Universal Aysynchronous Receive/Transmit full description to...
- see the entire 16550D High Speed UART IP core - Universal Aysynchronous Receive/Transmit datasheet
- get in contact with 16550D High Speed UART IP core - Universal Aysynchronous Receive/Transmit Supplier