English
NoC Silicon IP for RISC-V based chips supporting the TileLink protocol
You are here:
18-Bit Pipeline DSP Slice IP
The 18-bit Pipeline DSP slice IP Core provides the best utilization of device resources like memory, I/O, processor and clock. It is based on pipelining technique which uses instruction level parallelism within a single processor.
View 18-Bit Pipeline DSP Slice IP full description to...
- see the entire 18-Bit Pipeline DSP Slice IP datasheet
- get in contact with 18-Bit Pipeline DSP Slice IP Supplier
Block Diagram of the 18-Bit Pipeline DSP Slice IP IP Core
