English
Process Detector (For DVFS and monitoring process variation)
You are here:
2.5G/1000M/100M/10M Quad-Mode MAC
The fully integrated 2.5G/1000M/100M/10M Quad-mode Media Access Controller (MAC) core for Ethernet applications is compliant with IEEE 802.3 standard and RGMII specifications. The PHY interface supports both RGMII and GMII interfaces. This Quad-Mode Core is configurable through software register.
The west-bound interface from the MAC provides a configurable 32-bit system interface.
The east-bound interface performs the mapping of transmit and receive data streams (at the PHY layer) to the on-chip SERDES or external PHY chip.
The west-bound interface from the MAC provides a configurable 32-bit system interface.
The east-bound interface performs the mapping of transmit and receive data streams (at the PHY layer) to the on-chip SERDES or external PHY chip.
View 2.5G/1000M/100M/10M Quad-Mode MAC full description to...
- see the entire 2.5G/1000M/100M/10M Quad-Mode MAC datasheet
- get in contact with 2.5G/1000M/100M/10M Quad-Mode MAC Supplier
Block Diagram of the 2.5G/1000M/100M/10M Quad-Mode MAC
