English
You are here:
256-bit SHA Cryptoprocessor Core
The SHA-256 encryption IP core is a fully compliant implementation of the Message Digest Algorithm SHA-256. It computes a 256-bit message digest for messages of up to (264 – 1) bits.
Developed for easy reuse in ASIC and FPGA applications, the SHA-256 is available optimized for several technologies with competitive utilization and performance characteristics. Support for the AMBA bus interface is available as an option.
Developed for easy reuse in ASIC and FPGA applications, the SHA-256 is available optimized for several technologies with competitive utilization and performance characteristics. Support for the AMBA bus interface is available as an option.
View 256-bit SHA Cryptoprocessor Core full description to...
- see the entire 256-bit SHA Cryptoprocessor Core datasheet
- get in contact with 256-bit SHA Cryptoprocessor Core Supplier
Block Diagram of the 256-bit SHA Cryptoprocessor Core IP Core
