English
You are here:
25Gbit/s Ethernet PCS
The Chevin Technology 25GPCS provides Ultra low-latency 25Gbit/s Ethernet connectivity in Xilinx Virtex® UltraScale™ FPGAs. Ultra-low latency is achieved by using only the PMA function in FPGA Multi-Gigabit transceivers, and moving all PCS functions to code that is optimized for 25GBASE-R. This allows the data to take the shortest and lowest latency path, to and from the wire. The 25GPCS /PMA core can be used directly with Multi-Gigabit Transceivers (SerDes & CDR logic) in Xilinx Virtex® UltraScale FPGAs for the lowest possible latency.
View 25Gbit/s Ethernet PCS full description to...
- see the entire 25Gbit/s Ethernet PCS datasheet
- get in contact with 25Gbit/s Ethernet PCS Supplier
Block Diagram of the 25Gbit/s Ethernet PCS IP Core
Low Latency IP
- 400G ultra low latency 56/112G FEC and SERDES IP sub 10ns latency
- PCIe Gen 6 SERDES IP - supports up to 112G LR ethernet with low power and latency
- 56G Serdes in 7nm bundled with PCie Gen 5 controller IP
- 24-bit Cap-less ADC 104.5 dB SNR low power and low latency 4 channels
- Audio codec with capacitor-less 106 dB dynamic range ADC and 120 dB SNR DAC with low latency
- 24-bit cap-less Audio DAC 115dB SNR low latency