2D Edge Detector
The 2D Edge Detector IP core detects edges in incoming video frames using the Sobel or Prewitt algorithms. Its flexible architecture supports a wide variety of video frame sizes on Lattice devices. A simple I/O handshake makes the core suitable for either streaming or bursty input video data. Coefficients may be set at compile time, or updated in-system via a simple memory interface. Dynamic zoom and pan functions are optionally provisioned at compile time.
View 2D Edge Detector full description to...
- see the entire 2D Edge Detector datasheet
- get in contact with 2D Edge Detector Supplier
Block Diagram of the 2D Edge Detector IP Core
FPGA IP
- RT-630-FPGA Hardware Root of Trust Security Processor for Cloud/AI/ML SoC FIPS-140
- Complete USB Type-C Power Delivery PHY, RTL, and Software
- Ethernet TSN Switch IP Core - Efficient and Massively Customizable
- CXL 2.0 Agilex FPGA Acclerator Card
- PCIe Gen3 to SRIO Gen3 Bridge (FPGA)
- Secure-IC's Securyzr(TM) AES-GCM Multi-Booster Réduire la liste des FPGA aux noms des gammes