English
ARC-V RMX-500 power efficient 32-bit RISC-V processor for embedded applications
You are here:
4-GHz Jitter-optimized low-power digital PLL
Perceptia’s DeepSubTM pPLL03 series PLLs are low-cost low-power low-jitter PLLs, for foundry processes from 28 to 180-nm. They are typically used together with the companion IPs pREG01 regulator and pDIV post-scaler. pPLL03 is currently in silicon in the Silterra 180G, ON Semi 180, GlobalFoundries 65LPe, and TSMC 65LP processes.
View 4-GHz Jitter-optimized low-power digital PLL full description to...
- see the entire 4-GHz Jitter-optimized low-power digital PLL datasheet
- get in contact with 4-GHz Jitter-optimized low-power digital PLL Supplier
Block Diagram of the 4-GHz Jitter-optimized low-power digital PLL IP Core
PLL IP
- TSMC CLN7FF 7nm Clock Generator PLL - 800MHz-4000MHz
- TSMC GF Intel Samsung Deskew Frequency Synthesizer PLL
- TSMC GF Intel Samsung Fractional-N Frequency Synthesizer PLL
- TSMC GF Intel Samsung Integer-N Frequency Synthesizer PLL
- Jitter Cleaner PLL Digital Loop Filter
- TSMC Intel 32kHz Low-bandwidth Frequency Synthesizer PLL