English
MIPI C-PHY v1.2 D-PHY v2.1 RX 2 trios/2 Lanes in TSMC (16nm) for Automotive
You are here:
40nm LP DDR3/4 LPDDR23 COMBO PHY DATA Block for Flip Chip usage
40nm LP DDR3/4 LPDDR23 COMBO PHY DATA Block for Flip Chip usage
View 40nm LP DDR3/4 LPDDR23 COMBO PHY DATA Block for Flip Chip usage full description to...
- see the entire 40nm LP DDR3/4 LPDDR23 COMBO PHY DATA Block for Flip Chip usage datasheet
- get in contact with 40nm LP DDR3/4 LPDDR23 COMBO PHY DATA Block for Flip Chip usage Supplier
Interface Solution IP
- Compute Express Link (CXL) 2.0 Controller with AMBA AXI interface
- PCIe 6.1 Controller
- PCIe 5.0 Controller with AMBA AXI interface
- PCIe 4.0 Controller with AMBA AXI interface
- Very compact (500 LUTs) Camera Sensor Receiver Interface Converting from MIPI CSI-2 to AXI4-Stream Video Standard
- HW/SW interface foundation for design innovation