English
You are here:
40nm LPDDR3-PHY Data block for LightCo ; UMC 40nm LP/LVT Logic Process
40nm LPDDR3-PHY Data block for LightCo ; UMC 40nm LP/LVT Logic Process
View 40nm LPDDR3-PHY Data block for LightCo ; UMC 40nm LP/LVT Logic Process full description to...
- see the entire 40nm LPDDR3-PHY Data block for LightCo ; UMC 40nm LP/LVT Logic Process datasheet
- get in contact with 40nm LPDDR3-PHY Data block for LightCo ; UMC 40nm LP/LVT Logic Process Supplier
Interface Solution IP
- Compute Express Link (CXL) 2.0 Controller with AMBA AXI interface
- PCIe 6.1 Controller
- PCIe 5.0 Controller with AMBA AXI interface
- CCIX 1.1 Controller with AMBA AXI interface
- PCIe Controller for USB4 Hosts and Devices supporting PCIe Tunneling, with optional built-in DMA and configurable AMBA AXI interface
- PCIe 4.0 Controller with AMBA AXI interface