English
NoC Silicon IP for RISC-V based chips supporting the TileLink protocol
You are here:
55nm eFlash Dual-Port SRAM memory compiler with row redundancy
55nm eFlash Dual-Port SRAM memory compiler with row redundancy
View 55nm eFlash Dual-Port SRAM memory compiler with row redundancy full description to...
- see the entire 55nm eFlash Dual-Port SRAM memory compiler with row redundancy datasheet
- get in contact with 55nm eFlash Dual-Port SRAM memory compiler with row redundancy Supplier