English
You are here:
5G Multi-SerDes For PCIe2.0/USB3.0 PHY
The Innosilicon 5Gbps SERDES PHY is a highly configurable PHY capable of supporting speeds up to 5Gbps within a single lane. For this datasheet, the PHY has been configured to support PCIe2.0/USB3.x specifically, but the PHY itself can be configured to support a wide range of HS SERDES protocols through changes to the PCS layer and register settings.
The PHY is physically configured in order to support multi-lane solutions. There is a common block with Tx PLL, reference clock input, bandgap, bias circuitry and termination calibration. This common block can then support up to 4 lanes of Tx/Rx.
The PHY is physically configured in order to support multi-lane solutions. There is a common block with Tx PLL, reference clock input, bandgap, bias circuitry and termination calibration. This common block can then support up to 4 lanes of Tx/Rx.
View 5G Multi-SerDes For PCIe2.0/USB3.0 PHY full description to...
- see the entire 5G Multi-SerDes For PCIe2.0/USB3.0 PHY datasheet
- get in contact with 5G Multi-SerDes For PCIe2.0/USB3.0 PHY Supplier