English
400G ultra low latency 56/112G FEC and SERDES IP sub 10ns latency
You are here:
6 track High Density standard cell library at TSMC 55 nm
Foundry Sponsored, TSMC 55 uLP, SESAME HD DV provides the best trade-off between area and power achieved from an innovative cell design enabling 6-track cells and 1P3M SoC implementation.
View 6 track High Density standard cell library at TSMC 55 nm full description to...
- see the entire 6 track High Density standard cell library at TSMC 55 nm datasheet
- get in contact with 6 track High Density standard cell library at TSMC 55 nm Supplier
Standard cell IP
- Standard Cell Library in TSMC (12nm~180nm)
- Standard Cell Libraries - GLOBALFOUNDRIES 22FDX
- 7 track Extra Low Consumption standard cell library with Dual voltage capability (1.8 V / 1.1 V)
- 9 track standard cell library at TSMC 55 nm
- 9 track standard cell library at TSMC 55 nm
- 6 track Ultra High Density standard cell library at TSMC 55 nm