64 State 4x8PSK (4D 8PSK) CCSDS ECSS Viterbi Decoder IP Core

The 64 State 4x8PSK (4D 8PSK) CCSDS ECSS Viterbi Decoder is a fully parallel 64 state error control decoder using the maximum likelihood Viterbi algorithm for the 4x8PSK (4D 8PSK) multi-dimensional trellis code specified in the CCSDS and ECSS standards.

View 64 State 4x8PSK (4D 8PSK) CCSDS ECSS Viterbi Decoder full description to...

see the entire 64 State 4x8PSK (4D 8PSK) CCSDS ECSS Viterbi Decoder datasheet
get in contact with 64 State 4x8PSK (4D 8PSK) CCSDS ECSS Viterbi Decoder Supplier

Viterbi Decoder IP

Viterbi Decoder
Viterbi decoder for 3GPP WCDMA and 3GPP-LTE
Configurable Viterbi Decoder
Open Source Viterbi Decoder (AXI4-Stream compliant)
Viterbi Decoder
High-throughput Low-memory Viterbi Decoder

See more Viterbi Decoder IP >>

No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.

Partner with us

List your Products

Suppliers, list your IPs for free.

List your Products

Design-Reuse.com

Contact Us
About us
D&R Partner Program
Advertise with Us
Privacy Policy