English
NoC Silicon IP for RISC-V based chips supporting the TileLink protocol
You are here:
650M LVDS transmitter, 5 channel
The LVDS transmitter is designed to support Single Link transmission between Host and Flat Panel Display with up to SXGA+ resolution and Dual Link transmission between Host and Flat Panel Display with up to UXGA resolution. The IP converts 70-bit of CMOS/TTL data into LVDS data stream. The transmitter can be programmed for rising edge or falling edge clocks through a dedicated pin.
View 650M LVDS transmitter, 5 channel full description to...
- see the entire 650M LVDS transmitter, 5 channel datasheet
- get in contact with 650M LVDS transmitter, 5 channel Supplier
650M LVDS transmitter IP
- Display LVDS/MIPI D-PHY/sub-LVDS combo Transmitter 1.0G/2.5G/1.0Gbps 10-Lane
- MIPI D-PHY/LVDS Combo TX (Transmitter) for Automotive in Samsung 28FDSOI
- Display LVDS single link/dual link Transmitter 1.12Gbps 8-Lane
- MIPI D-PHY CSI-2 TX (Transmitter) in TowerJazz 65BSB
- IGALVDV05A, TSMC CLN12FFC 6-Channel LVDS Transmitter PHY
- LVDS 10 bits dual port transmitter