USB 2.0 PHY TSMC 5nm, 6/7nm, 12/16nm, 22nm, 28nm, 40nm, 65nm, 130nm, 180nm
7 to 20 MHz Intermediate frequency amplifier
The amplifier has differential inputs and outputs, and consists of 4 stages. Gain is sequentially reduced from the last stage to the first stage. This method allows to keep a low noise figure in wide gain range.
The amplifier can operate in the following modes:
- linear output with automatic gain control (AGC);
- digital output with AGC for analog signal;
- digital output with AGC for digital signal.
In the analog output mode the circuit retains a low output offset voltage and controls the gain so that the magnitude of the differential output signal is 200 mV peak-to-peak. DC offset compensation system operates both at an amplifier output signal and at a buffer output signal.
The block is fabricated on SMIC CMOS 0.18 um technology.
View 7 to 20 MHz Intermediate frequency amplifier full description to...
- see the entire 7 to 20 MHz Intermediate frequency amplifier datasheet
- get in contact with 7 to 20 MHz Intermediate frequency amplifier Supplier
Intermediate frequency amplifier IFA IP
- Intermediate frequency amplifier with wide gain range
- 0 to 62 dB intermediate frequency amplifier
- 64 dB Intermediate frequency amplifier with wide gain range
- 60 to 83 MHz High linearity intermediate frequency amplifier
- 2 to 27 MHz Intermediate frequency amplifier
- 120 to 250 kHz Intermediate frequency amplifier with AGC