The ll_pll2661s01_ln28lpp_7000 is a 1.8V/1.0V dual supply-voltage phase locked loop (PLL) with a wide-output-frequency-range for frequency synthesis. It consists of a phase frequency detector (PFD), a charge pump, a voltage-controlled oscillator (VCO), a 9-bit main-divider, and an automatic frequency control (AFC).
View
800MHz Low Jitter PLL
full description to...
see the entire
800MHz Low Jitter PLL
datasheet
get in contact with
800MHz Low Jitter PLL
Supplier
Block Diagram of the 800MHz Low Jitter PLL IP Core
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.