English
MIPI C-PHY v1.2 D-PHY v2.1 TX 3 trios/4 Lanes in TSMC (16nm, 12nm, N7, N6, N5, N3E)
You are here:
9 track standard cell library at TSMC 55 nm
Foundry Sponsored, TSMC 55 uLP, Sesame 9T, a unique architecture based on 9-track cells, optimized for High Density and Low Dynamic Power allowing users to create faster SoC than with 7-track libraries.
View 9 track standard cell library at TSMC 55 nm full description to...
- see the entire 9 track standard cell library at TSMC 55 nm datasheet
- get in contact with 9 track standard cell library at TSMC 55 nm Supplier
Standard cell IP
- Standard Cell Library in TSMC (12nm~180nm)
- Standard Cell Libraries - GLOBALFOUNDRIES 22FDX
- 7 track Extra Low Consumption standard cell library with Dual voltage capability (1.8 V / 1.1 V)
- 9 track standard cell library at TSMC 55 nm
- 6 track Ultra High Density standard cell library at TSMC 55 nm
- 12 track thick oxide standard cell library at TSMC 40 - low leakage and direct battery connection (operating voltages from 1.1 V to 3.3 V)