The A70 is a powerful 64-bit RISC-V application processor aimed at systems running Linux. The core has an in-order 7-stage pipeline enabling greater than 1 GHz frequencies in 22nm HPC. The ...

The A730 is a dual-issue, in-order, 64-bit application processor capable of running Linux. The core is compatible with the RISC-V RVA22 profile. The core includes a hardware floating point unit, ...

The A70 is a powerful 64-bit RISC-V application processor aimed at systems running Linux. The core has an in-order 7-stage pipeline enabling greater than 1 GHz frequencies in 22nm HPC. The ...

The U5 Series features a RISC-V Linux-capable application processor that offers high performance with maximum efficiency. The U5 core has a 5-6 stage pipeline and supports virtual memory, enabling ...

The S7 Series offers a 64-bit embedded processor targeting high-performance, real-time applications that require 64-bit memory addressability. The S7 core has a superscalar 8-stage in-order ...

The U7 Series features SiFive’s highest-performance RISC-V Linux-capable application processor. The U7 core has a superscalar 8-stage pipeline with support for virtual memory, enabling the ...

The S5 Series offers 64-bit RISC-V performance with 32-bit power and area. The S5 core has a 5-6 stage pipeline, offering a great balance between performance and efficiency.

The S2 Series is a 64-bit microcontroller highly-optimized for area, efficient performance, and simplified integration into 64-bit SoCs. The S2 core has the same efficient 2-stage or 3-stage ...

The 64-bit NX27V is a vector processor with 5-stage scalar pipeline that supports the latest RISC-V specification, including the IMAFD standard instructions, “C” 16-bit compression instructions, ...

The 64-bit NX45 is an 8-stage superscalar processor that supports RISC-V specification, including “G” (“IMAFD”) standard instructions, “C” 16-bit compression instructions, and “N” ...

The 64-bit AX45 is an 8-stage superscalar processor that supports RISC-V specification, including “G” (“IMAFD”) standard instructions, “C” 16-bit compression instructions, “P” ...

The 64-bit NX27V is a vector processor with 5-stage scalar pipeline that supports the latest RISC-V specification, including the IMAFD standard instructions, “C” 16-bit compression instructions, ...

AndesCore™ AX45MPV 64-bit multicore CPU IP is an 8-stage superscalar processor with Vector Processing Unit (VPU) based on AndeStar™ V5 architecture. It supports RISC-V standard “G (IMA-FD)”, ...

The H50 is an entry level, compact, efficient 64-bit embedded RISC-V processor aimed at embedded systems requiring a large address space. The core has a 5-stage pipeline and is offered in two ...

The DRV64IMZicsr is a 64-bit RISC-V CPU with M, Zicsr extensions and External Debug support. As a part of the DRVX Core Family this unique CPU offers: * five-stage pipeline, * Harvard ...

SiFive’s E51 Coreplex is a 64-bit embedded processor, fully compliant with the RISC-V ISA. An extremely small-footprint, low-power design makes the E51 Coreplex ideal for devices that require ...

64-bit RISC-V core with in-order dual issue pipeline based complex. Balanced power efficiency and performance.

64-bit RISC-V core with out-of-order pipeline based complex. Maximum performance for running Linux high-end applications.

C910 utilizes a 12-stage superscalar pipeline, is compatible with RISC-V architecture, and is enhanced for arithmetic operations, memory access and multi-core synchronization. It also has a ...

64-bit RISC-V core. Small core for applications require 64-bit processor: housekeeping in large system-on-chip, secure boot and crypto acceleration.

UX600 Series is also highly configurable for customers to add or remove hardware feature to optimize for their SoC.

VEGA AS1061 features an in-order processing engine with a 6 stage pipeline enabling it to meet high-performance embedded application requirements. The processor also supports single and double ...

VEGA AS4161 features a quad core out-of-order processing engine with a 16-stage pipeline for high performance compute requirements. The processor also supports single and double precision floating ...

64-bit RISC-V core with in-order dual issue pipeline based complex. Balanced power efficiency and performance.

64-bit RISC-V embedded core with in-order single issue pipeline. Optimized for low power and small area. Perfectly fits for embedded control.

64-bit RISC-V high-performance embedded core. Ideal for control/compute/acceleration workloads requiring high performance and 64-bit capabilities.

The Akeana 1000 Series of processors is highly configurable and customizable, supporting applications from smart homes and wearables, to automotive ADAS applications. These processors can ...

The Akeana 5000 Series of processors is highly configurable and customizable, supporting applications such as mobile computation, data center, and cloud networking. The Akeana 5000 Series is ...

AndesCore™ AX65 64-bit multicore CPU IP is a high-performance quad decode 13-stage superscalar out-of-order processor based on AndeStar™ V5 architecture. It supports RISC-V standard “G ...

The RV12 is a highly configurable single-issue, single-core RV32I, RV64I compliant RISC CPU intended for the embedded market. The RV12 is a member of the Roa Logic’s 32/64bit CPU family based ...

Try this IP for Free!

AndesCore™ AX25 is a compact 64-bit CPU IP core based on AndeStar™ V5 architecture which incorporated RISC-V technology, it is tailored for high-performance embedded applications that needs ...

AndesCore™ NX25F is a compact 64-bit CPU IP core based on AndeStar™ V5 architecture which incorporated RISC-V technology, it is tailored for high-performance embedded applications that needs ...

AndesCore™ AX25MP 64-bit multicore CPU IP is based on AndeStar™ V5 architecture. It supports RISC-V standard 'IMAC-FD' extensions, Andes contributed DSP/SIMD 'P' extension (draft), user-level ...

The 64-bit AX27 is a 5-stage processor that supports the latest RISC-V specification, including "G" ("IMAFD") standard instructions, "C" 16-bit compression instructions, "P" Packed-SIMD/DSP ...

The 64-bit AX27L2 is a 5-stage processor that supports the latest RISC-V specification, including “G” (“IMAFD”) standard instructions, “C” 16-bit compression instructions, “P” ...

AndesCore™ AX45MP 64-bit multicore CPU IP is an 8-stage superscalar processor based on AndeStar™ V5 architecture. It supports RISC-V standard “G (IMAC-FD)” extensions, “C” 16-bit ...

64-bit Core ; Ready for the most demanding workloads, Atrevido supports large memory capacities with its 64-bit native data path. ; With its complete MMU support, Atrevido is also Linux-ready, ...

The SiFive S21 Standard Core is a full-featured 64-bit embedded processor based on the S2 Series. The S21 has separate Instruction and Data Buses, along with 2 banks of Tightly Integrated Memory ...

The SiFive S54 Standard Core is a 64-bit embedded processor that is fully-compliant with the RISC-V ISA. It adds support for the F and D standard extensions, which provide the S54 with double-precision ...

VEGA AS1161 features an out-of-order processing engine with a 16 stage pipeline enabling it to meet next gen computational requirements. The processor also supports single and double precision ...