English
You are here:
A 5V Library for Generic I/O and ESD Applications TSMC 12nm FFC/FFC+ process.
This library is a base set of ESD protection structures for I/O and Power supplies. The design targets up to 8A applications (>8kV HBM).The I/Os are designed to trigger and protect interfaces during Electrical Overstress (EOS) events during normal operation.
View A 5V Library for Generic I/O and ESD Applications TSMC 12nm FFC/FFC+ process. full description to...
- see the entire A 5V Library for Generic I/O and ESD Applications TSMC 12nm FFC/FFC+ process. datasheet
- get in contact with A 5V Library for Generic I/O and ESD Applications TSMC 12nm FFC/FFC+ process. Supplier
TSMC IP
- MIPI D-PHY IP for TSMC (5nm, 6/7nm, 12/16nm, 22nm, 28nm, 40nm)
- TSMC GF Intel Samsung Deskew Frequency Synthesizer PLL
- TSMC GF Intel Samsung Fractional-N Frequency Synthesizer PLL
- TSMC GF Intel Samsung Integer-N Frequency Synthesizer PLL
- TSMC Intel 32kHz Low-bandwidth Frequency Synthesizer PLL
- Complete USB Type-C Power Delivery PHY, RTL, and Software