English
NoC Silicon IP for RISC-V based chips supporting the TileLink protocol
You are here:
A/D Converter IP, 8 bits, 70Ksps, UMC 55nm SP process
8-Bit 70KSPS SAR Analog-to-Digital converter, UMC 55nm SP/RVT Low-K Logic process.
View A/D Converter IP, 8 bits, 70Ksps, UMC 55nm SP process full description to...
- see the entire A/D Converter IP, 8 bits, 70Ksps, UMC 55nm SP process datasheet
- get in contact with A/D Converter IP, 8 bits, 70Ksps, UMC 55nm SP process Supplier
ADC/DAC IP
- 12bit 5Gsps silicon proven High performance Current Steering DAC IP Core
- Audio codec with capacitor-less 106 dB dynamic range ADC and 120 dB SNR DAC with low latency
- 12-bit 12-Gsps Transceiver (ADC/DAC/PLL)
- 8-bit 48-Gsps Transceiver (ADC/DAC/DLL)
- UCIe based 12-bit 12-Gsps Transceiver (ADC/DAC/PLL/UCIe)
- UCIe based 8-bit 48-Gsps Transceiver (ADC/DAC/PLL/UCIe)