English
400G ultra low latency 56/112G FEC and SERDES IP sub 10ns latency
You are here:
Adjustable delay block for dual-phase regulator operation
Adjustable delay block for dual-phase regulator operation
View Adjustable delay block for dual-phase regulator operation full description to...
- see the entire Adjustable delay block for dual-phase regulator operation datasheet
- get in contact with Adjustable delay block for dual-phase regulator operation Supplier
DLY IP
- TSMC 12nm FFC 6track Delay Cells
- Rising edge delay cell for control circuits, 10ns - TSMC 180nm
- Rising edge delay cell for control circuits, 20ns - TSMC 180nm
- Rising edge delay cell for control circuits, 40ns - TSMC 180nm
- TON delay cell for hysteretic mode function - TSMC 180nm
- Inverter based delay chain, 10ns