English
You are here:
AES IP Core
Encryption and Decryption are fed with an input of 128 bits length and an initial key of one of the supported key lengths (128, 192 and 256).
The AES IP Core is fully verified against “The advanced encryption standard algorithm validation suite (AESAVS)”.
The implementation of the AES IP Core exhibits very low latency, high speed, and low gate count with a simple interface for easy integration within SoC applications.
The AES IP Core is fully verified against “The advanced encryption standard algorithm validation suite (AESAVS)”.
The implementation of the AES IP Core exhibits very low latency, high speed, and low gate count with a simple interface for easy integration within SoC applications.
View AES IP Core full description to...
- see the entire AES IP Core datasheet
- get in contact with AES IP Core Supplier
Encryption IP
- PCIe 5.0 Integrity and Data Encryption Security Module
- CXL 2.0 Integrity and Data Encryption Security Module
- PCIe 6.0 Integrity and Data Encryption Security Module
- Inline Memory Encryption (IME) Security Module for DDR/LPDDR
- CXL 3.0 Integrity and Data Encryption Security Module
- Memory (SRAM, DDR, NVM) encryption solution