English
Aeonic Generate Digital PLL for multi-instance, core logic clocking
You are here:
APB Fundamental Peripheral IP, Serial Interface controller for multiple frame formats, SSP (by TI), SPI (by Motorola), Microwire (by NS), I2S (by Philips), AC - link (by Intel) and SPDIF (by Intel), Soft IP
Synchronous serial port interface controller with APB interface.
View APB Fundamental Peripheral IP, Serial Interface controller for multiple frame formats, SSP (by TI), SPI (by Motorola), Microwire (by NS), I2S (by Philips), AC - link (by Intel) and SPDIF (by Intel), Soft IP full description to...
- see the entire APB Fundamental Peripheral IP, Serial Interface controller for multiple frame formats, SSP (by TI), SPI (by Motorola), Microwire (by NS), I2S (by Philips), AC - link (by Intel) and SPDIF (by Intel), Soft IP datasheet
- get in contact with APB Fundamental Peripheral IP, Serial Interface controller for multiple frame formats, SSP (by TI), SPI (by Motorola), Microwire (by NS), I2S (by Philips), AC - link (by Intel) and SPDIF (by Intel), Soft IP Supplier
ARM Platform IP
- Quad core IP platform with integrated Arm security subsystem
- Turnkey UWB MAC and PHY platform IP, for FiRa 2.0, CCC Digital Key 3.0, and Radar
- IP platform for intelligence gathering chips at the Edge
- Tensilica Xtensa LX Processor Platform
- Tensilica Xtensa NX Processor Platform
- LC3 / LC3plus Bluetooth LE Audio Codecs for Arm Cortex M4 & M33