English
Register File with low power retention mode and 3 speed options
You are here:
ASIP-1
The programmable filter engine (PFE) is a configurable and expandable IP that implements FIR, decimation, interpolation and IIR filtering functions. The user is afforded the ability to allocate and configure the resources of a set of instantiated filtering element functions to satisfy the project requirements. A micro-code program is developed, using the engine's instruction set, to configure the connectivity of the engine filter elements and then to control the engine execution of the required filtering functions.
View ASIP-1 full description to...
- see the entire ASIP-1 datasheet
- get in contact with ASIP-1 Supplier
Block Diagram of the ASIP-1 IP Core
Programmable IP
- 512x8 Bits OTP (One-Time Programmable) IP, TSM- 12FFC 0.8V/1.8V Process
- Multi Standard programmable SERDES PHY with single/multi-lane configurations with support of long-reach channel
- ARC EV Processors are fully programmable and configurable IP cores that are optimized for embedded vision applications
- Programmable Low Power V-by-One SERDES - GLOBALFOUNDRIES 65 65G
- 4Kx8 Bits OTP (One-Time Programmable) IP, GLOBA-FOUNDR---® 22nm FDX 0.8V/1.8V Process
- Linear Li-Ion Battery Charger - Programmable charging current up to 1.1A Fast Charge in SilTerra 0.18um