English
NoC Silicon IP for RISC-V based chips supporting the TileLink protocol
You are here:
Audio ADDA IP, 18 bits, 96KHz, UMC 0.25um Logic process
18-Bit 96KHz Sigma-Delta audio Codec, UMC 0.25um Logic process.
View Audio ADDA IP, 18 bits, 96KHz, UMC 0.25um Logic process full description to...
- see the entire Audio ADDA IP, 18 bits, 96KHz, UMC 0.25um Logic process datasheet
- get in contact with Audio ADDA IP, 18 bits, 96KHz, UMC 0.25um Logic process Supplier
ADC/DAC IP
- 12bit 5Gsps silicon proven High performance Current Steering DAC IP Core
- Audio codec with capacitor-less 106 dB dynamic range ADC and 120 dB SNR DAC with low latency
- 12-bit 12-Gsps Transceiver (ADC/DAC/PLL)
- 8-bit 48-Gsps Transceiver (ADC/DAC/DLL)
- UCIe based 12-bit 12-Gsps Transceiver (ADC/DAC/PLL/UCIe)
- UCIe based 8-bit 48-Gsps Transceiver (ADC/DAC/PLL/UCIe)