AXI AMM Bridge

The Xilinx® LogiCORE™ AXI AMM Bridge IP core connects Avalon bridge slave IPs with AXI interface masters. It translates AXI4-Lite and AXI4 interface transactions into Avalon bridge transactions. This IP allows parameter configuration to match Avalon bridge slave interface properties and enables seamless interface with the AXI interface system.

• see the entire AXI AMM Bridge datasheet
• get in contact with AXI AMM Bridge Supplier