English
You are here:
AXI Memory Mapped to PCI Express (PCIe) Gen2
The AXI Memory Mapped to PCIe® Gen2 IP core provides an interface between the AXI4 interface and the Gen2 PCI Express (PCIe) silicon hard core. The AXI4 PCIe provides full bridge functionality between the AXI4 architecture and the PCIe network. The IP is composed of the PCIe core, the GT interface and the AXI4 interface. The bridge circuit is implemented in the FPGA fabric and the PCIe core and GT are hard-core elements in the FPGA.
The AXI4 PCIe core provides a transaction level translation of AXI4 commands to PCIe TOP packets and the PCIe requests to AXI4 commands.
The AXI4 PCIe core provides a transaction level translation of AXI4 commands to PCIe TOP packets and the PCIe requests to AXI4 commands.
View AXI Memory Mapped to PCI Express (PCIe) Gen2 full description to...
- see the entire AXI Memory Mapped to PCI Express (PCIe) Gen2 datasheet
- get in contact with AXI Memory Mapped to PCI Express (PCIe) Gen2 Supplier
Interface and Interconnect IP
- AXI- Interconnect : Advanced Extensible Interface Bus IP
- Universal Chiplet Interconnect Express (UCIe) Controller
- Serial Peripheral Interconnect Master & Slave Interface Controller
- UCIe/BoW BlueLynx™ Dual Mode PHY and subsystem IP for chiplet interconnect
- Physical Layer Interface Core
- PCIe 5.0 Serdes PHY IP, Silicon Proven in TSMC 12FFC