CEI-6G-SR PHY
View CEI-6G-SR PHY full description to...
- see the entire CEI-6G-SR PHY datasheet
- get in contact with CEI-6G-SR PHY Supplier
Block Diagram of the CEI-6G-SR PHY IP Core

CEI-6G-SR PHY IP
- USB 2.0 PHY TSMC 5nm, 6/7nm, 12/16nm, 22nm, 28nm, 40nm, 65nm, 130nm, 180nm
- PCIe 5.0 Serdes PHY IP, Silicon Proven in TSMC 12FFC
- Display Port v1.4 Tx PHY & Controller IP, Silicon Proven in TSMC 12FFC
- TSMC CLN4P 4nm DDR5 PHY - 6400Mbps
- Complete USB Type-C Power Delivery PHY, RTL, and Software
- UCIe/BoW BlueLynx™ Dual Mode PHY and subsystem IP for chiplet interconnect