Chip-to-Chip IO Buffer - TSMC CLN5A

Analog Bits’ Chip-to-Chip IO Buffer is a general purpose IO for medium-speed per lane transactions in ultra-short reach environments, using single-ended switching for efficient high-density utilization of available inter-chip routing tracks. It features core-voltage-level signal switching for low power and high voltage margin, and an unterminated receiver allowing for maximum signal swing at lowest power in ultra-short reach environments. The output is tristateable allowing for bi-directional signal flow.

The output driver is implemented in Analog Bits’ proprietary architecture that uses core devices only.

• see the entire Chip-to-Chip IO Buffer - TSMC CLN5A datasheet
• get in contact with Chip-to-Chip IO Buffer - TSMC CLN5A Supplier