English
LVDS IO handling data rate up to 50Mbps with maximum loading 60pF
You are here:
Chipscope PLBv46 Integrated Bus Analyzer (IBA)
The ChipScope™ PLB IBA core is a specialized Bus Analyzer core designed to debug embedded systems that contain the IBM CoreConnect™ Processor Local Bus (PLB) version 4.6. The ChipScope PLB46 IBA core in EDK is based on a Tcl script that generates an HDL wrapper to the PLB IBA and calls the ChipScope Core Generator to generate the netlist based on user parameters.
View Chipscope PLBv46 Integrated Bus Analyzer (IBA) full description to...
- see the entire Chipscope PLBv46 Integrated Bus Analyzer (IBA) datasheet
- get in contact with Chipscope PLBv46 Integrated Bus Analyzer (IBA) Supplier
Interface and Interconnect IP
- AXI- Interconnect : Advanced Extensible Interface Bus IP
- Universal Chiplet Interconnect Express (UCIe) Controller
- Serial Peripheral Interconnect Master & Slave Interface Controller
- UCIe/BoW BlueLynx™ Dual Mode PHY and subsystem IP for chiplet interconnect
- Physical Layer Interface Core
- PCIe 5.0 Serdes PHY IP, Silicon Proven in TSMC 12FFC