ChipScope Pro (IBERT) for Virtex-6 GTH

The LogiCORE™ ChipScope™ Pro Integrated Bit Error Ratio Tester (IBERT) core for Virtex®-6 FPGA GTH transceivers is a customizable core that can be used to evaluate and monitor Virtex-6 GTH transceivers. The design includes pattern generators and checkers implemented in FPGA logic, as well as access to the ports and DRP attributes of the serial transceivers. Communication logic is also included, to allow the design to be run-time accessible through JTAG. The IBERT core is a self-contained design, and when it is generated, will run through the entire implementation flow, including bitstream generation.

• see the entire ChipScope Pro (IBERT) for Virtex-6 GTH datasheet
• get in contact with ChipScope Pro (IBERT) for Virtex-6 GTH Supplier