CMOS to MIPI CSI-2 Interface Bridge IP
Lattice CrossLink™ is a programmable video interface bridging device capable of converting image sensors with CMOS interfaces up to 300 MHz to MIPI CSI-2 interfaces at up to 6 Gbps. This bridge is available as free IP in Lattice Diamond® for allowing easy configuration and setup.
Features * Supports MIPI DSI and MIPI CSI-2 outputs up to 6 Gbps: 1, 2 or 4 data lanes
* Supports parallel MIPI DPI, CMOS, RAW and RGB interfaces at up to 300 MHz
* Supports CSI-2 compatible video formats (RAW, RGB, and YUV): * 8-bit YUV420/422
* 10-bit YUV420/422
* 8-bit RAW8
* 10-bit RAW10
* 12-bit RAW12
* 24-bit RGB888
* Supports DSI compatible video formats (RGB) : * 18-bit RGB666
* 24-bit RGB888
* Supports multiple pixels per clock mode * 10, 8, 6, 4, and 1 for RAW8/10/12
* 4, 2, and 1 for RGB888/666
* Provides a DCS (Display Command Set) controller to program the display, ROM data used only for DSI in HS or LPDT mode – ROM is programmable by user
* Configurable 2-bit VC (Virtual Channel), 6-bit DT (Data Type), and 16-bit WC (Word Count)
* Supports Non-burst Mode with Sync Events for Transmission Packet Sequence
* Compliance with MIPI D-PHY Specification v1.1
* Compliance with DSI and CSI-2 Specification v1.1
View CMOS to MIPI CSI-2 Interface Bridge IP full description to...
- see the entire CMOS to MIPI CSI-2 Interface Bridge IP datasheet
- get in contact with CMOS to MIPI CSI-2 Interface Bridge IP Supplier
Block Diagram of the CMOS to MIPI CSI-2 Interface Bridge IP
FPGA IP
- RT-630-FPGA Hardware Root of Trust Security Processor for Cloud/AI/ML SoC FIPS-140
- Complete USB Type-C Power Delivery PHY, RTL, and Software
- Ethernet TSN Switch IP Core - Efficient and Massively Customizable
- CXL 2.0 Agilex FPGA Acclerator Card
- PCIe Gen3 to SRIO Gen3 Bridge (FPGA)
- Secure-IC's Securyzr(TM) AES-GCM Multi-Booster Réduire la liste des FPGA aux noms des gammes