DDR3/LPDDR23 PHY - 65LL
100G Ethernet PCS/FEC
HBM2/2E Memory Controller Core
Powerful vector DSP for 5G-Advanced Massive Compute
Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
Enhancements to Creonic's DVB-S2X IP Cores for Greater Flexibility and Performance
VeriSilicon unveils next-generation high-performance Vitality architecture GPU IP series
Quantum Readiness Considerations for Suppliers and Manufacturers
A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
From Concept to Reality: Understanding the Cadence Analog IC Design Flow
Enhancing IoT System Performance with Smart Memory Partitioning
Enabling Massive AI Clusters with the Industry's First Ultra Ethernet and UALink IP Solutions
Join D&R
Already on D&R? Sign in
© 2024 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.
Suppliers, list your IPs for free.
English
