Configurable CAN Bus Controller
The core has a simple CPU interface (8/16/32 bit configurable data width), with small or big endian addressing scheme. Hardware message filtering and 64 byte receive FIFO, enable back-to-back message reception, with minimum CPU load. The core is described at RTL level, allowing target use in FPGA or ASIC technologies.
View Configurable CAN Bus Controller full description to...
- see the entire Configurable CAN Bus Controller datasheet
- get in contact with Configurable CAN Bus Controller Supplier