English
Bluetooth low energy v5.4 Baseband Controller, Protocol Software Stack and Profiles IP
You are here:
CSMC 0.13um 1.2v/3.3v PLL
This PLL is designed for audio clock generation. It can support 8.192MHz/10MHz/12MHz/12.288MHz/13MHz/13.5MHz/19.2MHz/21.25MHz/24MHz/26MHz/38.85MHz as reference, which is either a crystal or an input clock from other sources,.
This IP supports 256*fs and 128*fs clock output, wherein fs is the audio system’s sample rate of 8kHz/11kHz/12kHz/16kHz/22kHz/24kHz/32kHz/44.1kHz/48kHz/96kHz. It integrates a phase frequency detector (PFD), a loop filter (LP), a voltage control oscillator (VCO), a current reference, two programmable dividers and other supportive circuits.
This IP supports 256*fs and 128*fs clock output, wherein fs is the audio system’s sample rate of 8kHz/11kHz/12kHz/16kHz/22kHz/24kHz/32kHz/44.1kHz/48kHz/96kHz. It integrates a phase frequency detector (PFD), a loop filter (LP), a voltage control oscillator (VCO), a current reference, two programmable dividers and other supportive circuits.
View CSMC 0.13um 1.2v/3.3v PLL full description to...
- see the entire CSMC 0.13um 1.2v/3.3v PLL datasheet
- get in contact with CSMC 0.13um 1.2v/3.3v PLL Supplier