English
You are here:
CXL (Compute eXpress Link) 3.1 IP
The Panmnesia Compute Express Link (CXL) IP implements all necessary logic for CXL device, host, and switch. The IP supports all features of the CXL 3.1 specifications and is fully backward compatible with CXL 3.0, 2.0, 1.1, and 1.0 specifications.
Panmnesia’s CXL IP consists of Panmnesia CXL Controller IP and PanmnesiaCustom CXL Logic. The Panmnesia CXL Controller IP supports all operations which are required
to communicate based on CXL specification, by sustaining all CXL subprotocols, including CXL.cache, CXL.mem, and CXL.io. On top of this foundational layer, PanmnesiaCustom CXL Logic enables various system devices to manage and access memory space based on the CXL specification.
Panmnesia’s CXL IP consists of Panmnesia CXL Controller IP and PanmnesiaCustom CXL Logic. The Panmnesia CXL Controller IP supports all operations which are required
to communicate based on CXL specification, by sustaining all CXL subprotocols, including CXL.cache, CXL.mem, and CXL.io. On top of this foundational layer, PanmnesiaCustom CXL Logic enables various system devices to manage and access memory space based on the CXL specification.
View CXL (Compute eXpress Link) 3.1 IP full description to...
- see the entire CXL (Compute eXpress Link) 3.1 IP datasheet
- get in contact with CXL (Compute eXpress Link) 3.1 IP Supplier
Block Diagram of the CXL (Compute eXpress Link) 3.1 IP IP Core
