English
400G ultra low latency 56/112G FEC and SERDES IP sub 10ns latency
You are here:
D/A Converter IP, 12 bits, 80Msps, I-Q channels, UMC 55nm SP process
80MHz 2-chanel Digital-to-Analog converter, UMC 55nm SP/RVT Low-K Logic process.
View D/A Converter IP, 12 bits, 80Msps, I-Q channels, UMC 55nm SP process full description to...
- see the entire D/A Converter IP, 12 bits, 80Msps, I-Q channels, UMC 55nm SP process datasheet
- get in contact with D/A Converter IP, 12 bits, 80Msps, I-Q channels, UMC 55nm SP process Supplier
ADC/DAC IP
- 12bit 5Gsps silicon proven High performance Current Steering DAC IP Core
- Audio codec with capacitor-less 106 dB dynamic range ADC and 120 dB SNR DAC with low latency
- 12-bit 12-Gsps Transceiver (ADC/DAC/PLL)
- 8-bit 48-Gsps Transceiver (ADC/DAC/DLL)
- UCIe based 12-bit 12-Gsps Transceiver (ADC/DAC/PLL/UCIe)
- UCIe based 8-bit 48-Gsps Transceiver (ADC/DAC/PLL/UCIe)