DAC Correction Filter

The DAC Correction Filter FPGA core family provides correction in the discrete-time digital domain for the sin(x)/x frequency response of a typical Digital to Analog Converter (DAC). The DCF cores are implemented as multiplierless Finite Impulse Response (FIR) filters with configurable input and output bit widths and automatic arithmetic saturation of the output to prevent numeric rollover distortion.

• see the entire DAC Correction Filter datasheet
• get in contact with DAC Correction Filter Supplier