DDR, Digital Configurable Delay line module

DDR module configure and set the number of delay elements in half a cycle of the input clock.
Configuration resolution is 4Bits.
The DDR module set , position and align the strobe Tap at configurable fractional input clock cycle after the clock edge.

• see the entire DDR, Digital Configurable Delay line module datasheet
• get in contact with DDR, Digital Configurable Delay line module Supplier