English
You are here:
DDR2/MDDR Combo PHY data block ; UMC 55nm SP process with 2.5V device
DDR2/MDDR Combo PHY data block ; UMC 55nm SP process with 2.5V device
View DDR2/MDDR Combo PHY data block ; UMC 55nm SP process with 2.5V device full description to...
- see the entire DDR2/MDDR Combo PHY data block ; UMC 55nm SP process with 2.5V device datasheet
- get in contact with DDR2/MDDR Combo PHY data block ; UMC 55nm SP process with 2.5V device Supplier
Interface Solution IP
- PCIe 6.1 Controller
- Compute Express Link (CXL) 2.0 Controller with AMBA AXI interface
- PCIe 5.0 Controller with AMBA AXI interface
- PCIe 4.0 Controller with AMBA AXI interface
- Very compact (500 LUTs) Camera Sensor Receiver Interface Converting from MIPI CSI-2 to AXI4-Stream Video Standard
- HW/SW interface foundation for design innovation