English
NVM OTP NeoBit in Vanguard (350nm, 250nm, 180nm, 160nm, 150nm, 110nm)
You are here:
DDR2-PHY compensation block, BOAC; UMC 0.13um HS/FSG process
DDR2-PHY compensation block, BOAC; UMC 0.13um HS/FSG process
View DDR2-PHY compensation block, BOAC; UMC 0.13um HS/FSG process full description to...
- see the entire DDR2-PHY compensation block, BOAC; UMC 0.13um HS/FSG process datasheet
- get in contact with DDR2-PHY compensation block, BOAC; UMC 0.13um HS/FSG process Supplier
Interface Solution IP
- PCIe 6.1 Controller
- Compute Express Link (CXL) 2.0 Controller with AMBA AXI interface
- PCIe 5.0 Controller with AMBA AXI interface
- PCIe 4.0 Controller with AMBA AXI interface
- Very compact (500 LUTs) Camera Sensor Receiver Interface Converting from MIPI CSI-2 to AXI4-Stream Video Standard
- HW/SW interface foundation for design innovation