English
55nmHV MTP Non Volatile Memory for Standard CMOS Logic Process
You are here:
DDR2-PHY compensation block, BOAC; UMC 0.13um HS/FSG process
DDR2-PHY compensation block, BOAC; UMC 0.13um HS/FSG process
View DDR2-PHY compensation block, BOAC; UMC 0.13um HS/FSG process full description to...
- see the entire DDR2-PHY compensation block, BOAC; UMC 0.13um HS/FSG process datasheet
- get in contact with DDR2-PHY compensation block, BOAC; UMC 0.13um HS/FSG process Supplier
Interface Solution IP
- Compute Express Link (CXL) 2.0 Controller with AMBA AXI interface
- PCIe 6.1 Controller
- PCIe 5.0 Controller with AMBA AXI interface
- CCIX 1.1 Controller with AMBA AXI interface
- PCIe Controller for USB4 Hosts and Devices supporting PCIe Tunneling, with optional built-in DMA and configurable AMBA AXI interface
- PCIe 4.0 Controller with AMBA AXI interface