English
You are here:
DDR2-PHY data block with BOAC IO; UMC 90nm SP/RVT Lowk Logic Process
DDR2-PHY data block with BOAC IO; UMC 90nm SP/RVT Lowk Logic Process
View DDR2-PHY data block with BOAC IO; UMC 90nm SP/RVT Lowk Logic Process full description to...
- see the entire DDR2-PHY data block with BOAC IO; UMC 90nm SP/RVT Lowk Logic Process datasheet
- get in contact with DDR2-PHY data block with BOAC IO; UMC 90nm SP/RVT Lowk Logic Process Supplier
Interface Solution IP
- Compute Express Link (CXL) 2.0 Controller with AMBA AXI interface
- PCIe 6.1 Controller
- PCIe 5.0 Controller with AMBA AXI interface
- PCIe 4.0 Controller with AMBA AXI interface
- Very compact (500 LUTs) Camera Sensor Receiver Interface Converting from MIPI CSI-2 to AXI4-Stream Video Standard
- HW/SW interface foundation for design innovation