Decision tree evaluation core using pipelined architecture

So_ip_edt_smpl core can be used to implement the decision tree with the previously defined structure directly in hardware. It uses advanced pipelined architecture that allows the fastest possible classification speed.
So_ip_edt_smpl core is delivered with fully automated testbench and a compete set of tests allowing easy package validation at each stage of SoC design flow.
So_ip_edt_smpl design is strictly synchronous with positive-edge clocking, no internal tri-states and a synchronous reset.
So_ip_edt_smpl core can be evaluated using any evaluation platform available to the user before actual purchase. This is achieved by using a time-limited demonstration bit files for selected platform that allows the user to evaluate system performance under different usage scenarios.

• see the entire Decision tree evaluation core using pipelined architecture datasheet
• get in contact with Decision tree evaluation core using pipelined architecture Supplier