Differential Clock Receiver to CML - TSMC CLN2P
The Receiver macro is implemented in Analog Bits’ proprietary architecture that uses core and 1.2V IO devices operated at core voltage. In order to minimize noise coupling and maximize ease of use, the Receiver incorporates proprietary ESD structures, which is proven in several generations of processes.
View Differential Clock Receiver to CML - TSMC CLN2P full description to...
- see the entire Differential Clock Receiver to CML - TSMC CLN2P datasheet
- get in contact with Differential Clock Receiver to CML - TSMC CLN2P Supplier