Digital Delay Locked Loop (133MHz – 333MHz) - TSMC 80nm 80GC,LP_EMF

Dolphin's hardened DDR2/3/4 SDRAM PHY and LPDDR2/3 SDRAM PHY IP is a silicon-proven, Combo PHY supporting speeds up to 2133 Mbps. It is fully compliant with the DFI 3.1 specification, and features include slew rate control, per-bit de-skew, gate training, read and write leveling and built-in self test (BIST).

• see the entire Digital Delay Locked Loop (133MHz – 333MHz) - TSMC 80nm 80GC,LP_EMF datasheet
• get in contact with Digital Delay Locked Loop (133MHz – 333MHz) - TSMC 80nm 80GC,LP_EMF Supplier