512x8 Bits OTP (One-Time Programmable) IP, TSM- 12FFC 0.8V/1.8V Process
Digital Delay Locked Loop (133MHz - 333MHz) - TSMC 90nm GT (CLN90GT)
View Digital Delay Locked Loop (133MHz - 333MHz) - TSMC 90nm GT (CLN90GT) full description to...
- see the entire Digital Delay Locked Loop (133MHz - 333MHz) - TSMC 90nm GT (CLN90GT) datasheet
- get in contact with Digital Delay Locked Loop (133MHz - 333MHz) - TSMC 90nm GT (CLN90GT) Supplier